Skip to main content

Some aspects of an evolvable hardware approach for multiple-valued combinational circuit design

  • Conference paper
  • First Online:
Evolvable Systems: From Biology to Hardware (ICES 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1478))

Included in the following conference series:

Abstract

In this paper a gate-level evolvable hardware technique for designing multiple-valued (MV) combinational circuits is proposed for the first time. In comparison with the decomposition techniques used for synthesis of combinational circuits previously employed, this new approach is easily adapted for the different types of MV gates associated with operations corresponding to different algebra types and can include other more complex logical expressions (e.g. singlecontrol MV multiplexer called T-gate). The technique is based on evolving the functionality and connectivity of a rectangular array of logic cells. The experimental results show how the success of genetic algorithm depends on the number of columns, the number of rows in circuit structure and levels-back parameter (the number of columns to the left of current cell to which cell input may be connected). We show that the choice of the set of MV gates used radically affects the chances of successful evolution (in terms of number of 100% functional solutions found).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Fogarty T. C., Miller J. F., Thomson P.:Evolving Digital Logic Circuits on Xilinx 6000 Family FPGAs. The 2nd Online Conference on Soft Computing (1997), tnow pulished in Soft Computing in Engineering Design and Manufacturing, Roy R., and Pant R. K. (eds), Springer-Verlag, London, (1998) 299–305

    Google Scholar 

  2. Goeke M., Sipper M., Mange D., Stauffer S., Sanchez E., Tomassini M.: Online autonomous evolware, in Proceedings of The First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), now published in Lecture Notes in Computer Science Vol. 1259, Springer-Verlag, Heidelberg, (1997) 96–106.

    Google Scholar 

  3. Hurst S.L.: MV Logic: Its Status and its Future, IEEE Transactions on Computers. Vol. C-33, (1984) 1160–1179

    Google Scholar 

  4. Iba I., Iwata M., Higuchi T: Machine Learning Approach to Gate-Level Evolvable Hardware. Proc. Of the 1st Int. Conference on evolvable Systems: From Biology to Hardware (ICES’96), now published in Lecture Notes in Computer Science, Springler-Verlag, Heidelberg, (1996) 118–135

    Google Scholar 

  5. Kalganova T., Miller J. F.: Evolutionary Approach to Design MV Combinational Circuits. Proc. of the 4th Int. conference on Applications of Computer Systems, ACS’97. Szczecin, Poland (1997) 333–339

    Google Scholar 

  6. Kalganova T., J.F. Miller and N. Lipnitskaya Multiple-Valued Combinational Circuits Sythesised using Evolvable Hardware Approach, Proc. of the 7th Workshop on Post-Binary Ultra Large Scale Integration Systems (ULSI’98) in association with ISMVL’98, Fukuoka, Japan, May 27–29, 1998.

    Google Scholar 

  7. Koza J. R.: Genetic Programming, The MIT Press, Cambridge, Massachusetts (1992)

    MATH  Google Scholar 

  8. Koza J.R., Andre D., Bennet III F.H., Keane M.A: Design of a High-Gain Operational Amplifier and Others Circuits by Means of Genetic Programming. Proc. Of the 6th Int. Conference on Evolutionary Programming, now published in Lecture Notes in Computer Science, Vol. 1213, (1997) 125–135

    Article  Google Scholar 

  9. Mariani R., R. Roncella, R. Saletti, P. Terrini A Useful Application of CMOS Ternary Logic to the Realization of Asynchronous Circuits. Proc. of the 27th IEEE Int. Symposium on MV Logic (1997) 203–208

    Google Scholar 

  10. Miller J. F., Thomson P., Fogarty T. C: Designing Electronic Circuits Using Evolutionary Algorithms. Arithmetic Circuits: A Case Study, chapter 6, in Genetic Algorithms and Evolution Strategies in Engineering and Computer Science: Recent Advancements and Industrial Applications. Editors: D. Quagliarella, J. Periaux, C. Poloni and G. Winter, published by Wiley, (1997)

    Google Scholar 

  11. Thompson A.: An evolved Circuit, Intrisic in Silicon, Entwined with Physics. Proc. Of the 1st Int. Conference on Evolvable Systems: From Biology to Hardware (ICES’96), now published in Lecture Notes in Computer Science, Springier-Verlag, Heidelberg, (1996) 390–405

    Google Scholar 

  12. Zebulum R., M. Vellasco, M. Pacheco: Evolvable Hardware Systems: Taxonomy, Survey and Applications. Proc. Of the 1st Int. Conference on Evolvable Systems: From Biology to Hardware (ICES’96), now published in Lecture Notes in Computer Science, Springler-Verlag, Heidelberg, (1996) 344–358

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Moshe Sipper Daniel Mange Andrés Pérez-Uribe

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kalganova, T., Miller, J.F., Fogarty, T.C. (1998). Some aspects of an evolvable hardware approach for multiple-valued combinational circuit design. In: Sipper, M., Mange, D., Pérez-Uribe, A. (eds) Evolvable Systems: From Biology to Hardware. ICES 1998. Lecture Notes in Computer Science, vol 1478. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0057609

Download citation

  • DOI: https://doi.org/10.1007/BFb0057609

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64954-0

  • Online ISBN: 978-3-540-49916-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics