Synthesis of Multivalued Logical Networks for FPGA Implementations | IEEE Conference Publication | IEEE Xplore