Gate-level optimization of polymorphic circuits using Cartesian Genetic Programming | IEEE Conference Publication | IEEE Xplore