Genetic algorithm based logic optimization for multi- output majority gate-based nano-electronic circuits | IEEE Conference Publication | IEEE Xplore