Skip to main content

Untidy Evolution: Evolving Messy Gates for Fault Tolerance

  • Conference paper
  • First Online:
Evolvable Systems: From Biology to Hardware (ICES 2001)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2210))

Included in the following conference series:

Abstract

The exploitation of the physical characteristics has already been demonstrated in the intrinsic evolution of electronic circuits. This paper is an initial attempt at creating a world in which “physics” can be exploited in simulation. As a starting point we investigate a model of gate-like components with added noise. We refer to this as a kind of messiness. The principal idea behind these messy gates is that artificial evolution makes a virtue of the untidiness. We are ultimately trying to study the question: What kind of components should we use in artificial evolution? Several experiments are described that show that the messy circuits have a natural robustness to noise, as well as an implicit faulttolerance. In addition, it was relatively easy for evolution to generate novel circuits that were surprisingly efficient.

The work was carried out while in the School of Computer Science, University of Birmingham.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. A. Aviziensis “Towards systematic design of fault-tolerant systems”, IEEE Computer, vol. 30, pp. 51–58, 1997.

    Google Scholar 

  2. L.A. Belfore and B.W. Johnson. “The fault-tolerance of neural networks”, The International Journal of Neural Networks Research and Applications 1, pp. 24–41 (Jan 1989).

    Google Scholar 

  3. T. Higuchi and M. Iwata (eds.). Proceedings of the 1st International Conference on Evolvable Systems: From Biology to Hardware, Lecture Notes in Computer Science (ICES96), Springer-Verlag, Berlin, vol. 1259, 1996.

    Google Scholar 

  4. D. Keymeulen, R. Zebulum “Fault-Tolerant Evolvable Hardware Using Field-Programmable Transistor Arrays”, in IEEE Transactions on Reliability, vol. 49, no. 3, 2000.

    Google Scholar 

  5. J. F. Miller and P. Thomson. “Cartesian Genetic Programming”, in R. Poli, W. Banzhaf, W.B. Langdon, J. F. Miller, P. Nordin, T. C. Fogarty (eds.), Third European Conference on Genetic Programming Edinburgh 2000 (EuroGP2000), Lecture Notes in Computer Science, vol. 1802, pp. 121–132, Springer-Verlag, Heidelberg, 2000.

    Google Scholar 

  6. J. F. Miller, D. Job, V.K. Vassilev. “Principles in the Evolutionary Design of Digital Circuits-Part I”, in W. Banzhaf (ed.), Genetic Programming and Evolvable Machines, Vol. 1, No. 1/2, Kluwer Academic Publishers, Netherlands, pp. 7–35, 2000.

    Google Scholar 

  7. J. F. Miller, A. Thompson, P. Thomson, T. C. Fogarty (eds.). Proceedings of the 3rd International Conference on Evolvable Systems: From Biology to Hardware (ICES00), Lecture Notes in Computer Science, vol. 1801, Springer-Verlag, Berlin, 2000.

    Google Scholar 

  8. J. F. Miller, “Evolvable Hardware: Some directions for the Future”, an invited talk at the 2nd NASA/DOD Workshop on Evolvable Hardware, July 2000, available at http://ic-www.arc.nasa.gov/ic/eh2000/slides.html (last accessed 6-4-01)

  9. J. Nijhuis, B. Hofflinger, A. Schaik and L. Spaanenburg. “Limits to Fault-Tolerance of a Feedforward Neural Network with Learning”, Digest FTCS, pp. 228–235, June 1990.

    Google Scholar 

  10. C. Ortega-Sanchez, D. Mange, S. Smith and A. Tyrrell “Embryonics: A Bio-Inspired Cellular Architecture with Fault Tolerant Properties”, in W. Banzhaf (ed.), Genetic Programming and Evolvable Machines, Vol. 1, No. 3 Kluwer Academic Publishers, Netherlands, pp. 187–215, 2000.

    Google Scholar 

  11. A. Thompson. “An evolved circuit, intrinsic in silicon, entwined with physics”, in T. Higuch, M. Iwata, W. Liu (eds.), Proceedings of The 1st International Conference on Evolvable Systems: From Biology to Hardware (ICES96), Lecture Notes in Computer Science, vol. 1259, Springer-Verlag, Heidelberg, pp. 390–405, 1997

    Google Scholar 

  12. A. Thompson. “On the Automatic design of Robust Electronics through Artificial Evolution”, in M. Sipper, D. Mange, A. Pérez-Uribe (eds.), Proceedings of The 2nd International Conference on Evolvable Systems: From Biology to Hardware (ICES96), Lecture Notes in Computer Science, vol. 1478, Springer-Verlag, Heidelberg, pp. 13–24, 1998

    Chapter  Google Scholar 

  13. A. Thompson and P. Layzell. “Evolution on Robustness in an Electronics Design”, in J. Miller, A. Thompson, P. Thomson, T. C. Fogarty (eds.), Proceedings of The 3rd International Conference on Evolvable Systems: From Biology to Hardware (ICES00), Lecture Notes in Computer Science, vol. 1801, Springer-Verlag, Heidelberg, pp. 218–228, 2000.

    Chapter  Google Scholar 

  14. A. Thompson. “Hardware Evolution-Automatic Design of Electronic Circuits in Reconfigurable Hardware by Artificial Evolution”, Springer-Verlag, London, 1998.

    Google Scholar 

  15. B.E. Segee and M. J. Carter. “Fault Tolerance of Pruned Multilayer Networks”, Digest IJCNN, pp. II–447–452, 1991.

    Google Scholar 

  16. M. Sipper, E. Sanchez, D. Mange, M. Tomassini, A. Pérez-Uribe and A. Stauffer, “A phylogenetic, ontogenetic, and epigenetic view of bio-inspired hardware systems”, IEEE Transactions on Evolutionary Computation vol. 1(1) pp.83–97, 1997.

    Article  Google Scholar 

  17. M. Sipper, D. Mange and A. Pérez-Uribe (eds.). Proceedings of the 2nd International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lecture Notes in Computer Science, Springer-Verlag, Berlin, vol. 1478, 1998.

    Google Scholar 

  18. A. Stocia, D. Keymeulen, R. Zebulum, A. Thakoor, T. Daud, G. Klimeck, Y. Jin, R. Tawel and V. Duong. “Evolution of analog circuits on Field Programmable Transistor Arrays”, in J. Lohn, A. Stocia, D. Keymeulen and S. Colombano, Proceedings of The 2nd NASA/DoD Workshop on Evolvable Hardware (EH’00), 2000, CA IEEE Computer Society Press.

    Google Scholar 

  19. R. White and F. Miles “Principles of fault-tolerance”, in Proceedings of 11th Annual Conference on Applied Power Electronics, IEEE Press, vol. 1, pp. 18–25, 1996.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Miller, J.F., Hartmann, M. (2001). Untidy Evolution: Evolving Messy Gates for Fault Tolerance. In: Liu, Y., Tanaka, K., Iwata, M., Higuchi, T., Yasunaga, M. (eds) Evolvable Systems: From Biology to Hardware. ICES 2001. Lecture Notes in Computer Science, vol 2210. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45443-8_2

Download citation

  • DOI: https://doi.org/10.1007/3-540-45443-8_2

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-42671-4

  • Online ISBN: 978-3-540-45443-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics