Skip to main content
SpringerLink
Log in

Evolution of Electronic Circuits

  • Chapter
Cartesian Genetic Programming

Part of the book series: Natural Computing Series ((NCS))

Abstract

From the outset, the field of Evolvable Hardware has proved its potential for evolution of innovative circuits and hardware adaptation and repair. CGP has been utilized in both tasks of hardware evolution as well as adaptation. This chapter illustrates some typical applications of CGP, comprising gate-level evolution of ordinary and polymorphic circuits, functional-level evolution of multiple-constant multipliers and transistor-level evolution of Boolean functions. Hardware adaptation using CGP concludes the chapter, showing adaptive caches and signal classifiers.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Genetic Programming. http://en.wikipedia.org/wiki/Genetic_programming

  2. Albonesi, D.H.: Selective Cache Ways: On-demand Cache Resource Allocation. In: Proc. ACM/IEEE International Symposium on Microarchitecture, pp. 248–259. IEEE Computer Society (1999)

    Chapter  Google Scholar 

  3. Ali, B., Almaini, A.E.A., Kalganova, T.: Evolutionary Algorithms and Their Use in the Design of Sequential Logic Circuits. Genetic Programming and Evolvable Machines 5(1), 11–29 (2004)

    Article  Google Scholar 

  4. Aoki, T., Homma, N., Higuchi, T.: Evolutionary Synthesis of Arithmetic Circuit Structures. Artificial Intelligence Review 20(3–4), 199–232 (2003)

    Article  MATH  Google Scholar 

  5. Asenov, A.: Random Dopant Induced Threshold Voltage Lowering and Fluctuations in sub 50 nm MOSFETs: A Statistical 3D ‘Atomistic’ Simulation Study. Nanotechnology 10, 153–158 (1999)

    Article  Google Scholar 

  6. Asenov, A.: Variability in the Next Generation CMOS Technologies and Impact on Design. In: International Conference of CMOS Variability (2007)

    Google Scholar 

  7. Austin, T., Larson, E., Ernst, D.: SimpleScalar: An Infrastructure for Computer System Modeling. Computer 35(2), 59–67 (2002)

    Article  Google Scholar 

  8. Biovision: EMG Amplifier. www.biovison.eu

  9. Boschmann, A., Kaufmann, P., Platzner, M., Winkler, M.: Towards Multi-movement Hand Prostheses: Combining Adaptive Classification with High Precision Sockets. In: Proc. European Conference on Technically Assisted Rehabilitation (2009)

    Google Scholar 

  10. Clegg, J., Walker, J.A., Miller, J.F.: A New Crossover Technique for Cartesian Genetic Programming. In: Proc. of the Genetic and Evolutionary Computation Conference, pp. 1580–1587 (2007)

    Google Scholar 

  11. Classic Test Still Images. http://hlevkin.com

  12. Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: A Fast and Elitist Multi-Objective Genetic Algorithm: NSGA-II. IEEE Transactions on Evolutionary Computation 6, 181–197 (2002)

    Article  Google Scholar 

  13. Eccleston, W.: The Effect of Polysilicon Grain Boundaries on MOS Based Devices. Microelectronic Engineering 48, 105–108 (1999)

    Article  Google Scholar 

  14. Erba, M., Rossi, R., Liberali, V., Tettamanzi, A.: An Evolutionary Approach to Automatic Generation of VHDL Code for Low-Power Digital Filters. In: Proc. European Conference on Genetic Programming, vol. 2038, pp. 36–50. Springer (2001)

    Google Scholar 

  15. Gajda, Z., Sekanina, L.: Reducing the Number of Transistors in Digital Circuits Using Gate-Level Evolutionary Design. In: Proc. Genetic and Evolutionary Computation Conference, pp. 245–252. ACM Press (2007)

    Google Scholar 

  16. Gajda, Z., Sekanina, L.: Gate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming. In: Proc. IEEE Congress on Evolutionary Computation, pp. 1599–1604. IEEE (2009)

    Chapter  Google Scholar 

  17. Gajda, Z., Sekanina, L.: An Efficient Selection Strategy for Digital Circuit Evolution. In: Proc. International Conference on Evolvable Systems, LNCS, vol. 6274, pp. 13–24. Springer (2010)

    Google Scholar 

  18. Glette, K., Gruber, T., Kaufmann, P., Torresen, J., Sick, B., Platzner, M.: Comparing Evolvable Hardware to Conventional Classifiers for Electromyographic Prosthetic Hand Control. In: Proc. NASA/ESA Conference on Adaptive Hardware and Systems, pp. 32–39. IEEE Computer Society (2008)

    Chapter  Google Scholar 

  19. Glette, K., Torresen, J.: A Flexible On-Chip Evolution System Implemented on a Xilinx Virtex-II Pro Device. In: Proc. International Conference on Evolvable Systems, LNCS, vol. 3637, pp. 66–75. Springer Berlin / Heidelberg (2005)

    Google Scholar 

  20. Glette, K., Torresen, J., Kaufmann, P., Platzner, M.: A Comparison of Evolvable Hardware Architectures for Classification Tasks. In: Proc. International Conference on Evolvable Systems, LNCS, pp. 22–33. Springer (2008)

    Google Scholar 

  21. Glette, K., Torresen, J., Yasunaga, M.: An Online EHW Pattern Recognition System Applied to Face Image Recognition. In: Applications of Evolutionary Computing, LNCS, vol. 4448, pp. 271–280. Springer (2007)

    Google Scholar 

  22. Gray, H.: Anatomy of the Human Body (1918). Retrieved from Wikimedia Commons

    Google Scholar 

  23. Greenwood, G., Tyrrell, A.M.: Introduction to Evolvable Hardware. IEEE Press (2007)

    Google Scholar 

  24. Hargrove, L., Losier, Y., Lock, B., Englehart, K., Hudgins, B.: A Real-Time Pattern Recognition Based Myoelectric Control Usability Study Implemented in a Virtual Environment. In: Engineering in Medicine and Biology Society, pp. 4842–4845. IEEE Press (2007)

    Google Scholar 

  25. Higuchi, T., Iwata, M., Kajitani, I., Iba, H., Hirao, Y., Manderick, B., Furuya, T.: Evolvable Hardware and its Applications to Pattern Recognition and Fault-Tolerant Systems. In: Towards Evolvable Hardware: The evolutionary Engineering Approach, LNCS, vol. 1062, pp. 118–135. Springer (1996)

    Google Scholar 

  26. Higuchi, T., Liu, Y., Yao, X.: Evolvable Hardware. Springer (2006)

    Book  MATH  Google Scholar 

  27. Hilder, J.A., Walker, J.A., Tyrrell, A.M.: Designing Variability Tolerant Logic using Evolutionary Algorithms. In: Proc. International Conference on Ph.D. Research in Microelectronics & Electronics (PRIME) (2009)

    Google Scholar 

  28. Hilder, J.A., Walker, J.A., Tyrrell, A.M.: Optimisation of Variability Tolerant Logic Cells using Multiple Voltage Supplies. In: Proc. IEEE Workshop on Evolvable and Adaptive Hardware, Proc. IEEE Symposium Series on Computational Intelligence, pp. 17–24. IEEE (2009)

    Chapter  Google Scholar 

  29. Hilder, J.A., Walker, J.A., Tyrrell, A.M.: Optimising Variability Tolerant Standard Cell Libraries. In: Proc. IEEE Congress on Evolutionary Computation, pp. 2273–2280. IEEE (2009)

    Chapter  Google Scholar 

  30. Hounsell, B.I., Arslan, T., Thomson, R.: Evolutionary Design and Adaptation of High Performance Digital Filters within an Embedded Reconfigurable Fault Tolerant Hardware Platform. Soft Computing 8(5), 307–317 (2004)

    Google Scholar 

  31. Kajitani, I., Sekita, I., Otsu, N., Higuchi, T.: Improvements to the Action Decision Rate for a Multi-Function Prosthetic Hand. In: Proc. International Symposium on Measurement, Analysis and Modeling of Human Functions, pp. 84–89 (2001)

    Google Scholar 

  32. Kalganova, T., Miller, J.F.: Evolving More Efficient Digital Circuits by Allowing Circuit Layout Evolution and Multi-Objective Fitness. In: Proc. NASA/DoD Workshop on Evolvable Hardware, pp. 54–63. IEEE Computer Society (1999)

    Chapter  Google Scholar 

  33. Kaufmann, P., Platzner, M.: MOVES: A Modular Framework for Hardware Evolution. In: Proc. NASA/ESA Conference on Adaptive Hardware and Systems, pp. 447–454. IEEE (2007)

    Google Scholar 

  34. Kaufmann, P., Platzner, M.: Advanced Techniques for the Creation and Propagation of Modules in Cartesian Genetic Programming. In: Proc. Genetic and Evolutionary Computation Conference (GECCO’08), pp. 1219–1226. ACM Press (2008)

    Google Scholar 

  35. Kaufmann, P., Plessl, C., Platzner, M.: EvoCaches: Application-specific Adaptation of Cache Mappings. In: Proc. NASA/ESA Conference on Adaptive Hardware and Systems, pp. 11–18. IEEE Computer Society (2009)

    Chapter  Google Scholar 

  36. Meyer-Baese, U.: Digital Signal Processing with Field Programmable Gate Arrays. Springer (2004)

    MATH  Google Scholar 

  37. Miller, J.F.: Digital Filter Design at Gate-level Using Evolutionary Algorithms. In: Proc. Genetic and Evolutionary Computation Conference, pp. 1127–1134. Morgan Kaufmann (1999)

    Google Scholar 

  38. Miller, J.F.: Evolution of Digital Filters Using a Gate Array Model. In: Proc. Workshop on Evolutionary Image Analysis and Signal Processing, LNCS, vol. 1596, pp. 17–30. Springer (1999)

    Google Scholar 

  39. Miller, J.F., Job, D., Vassilev, V.K.: Principles in the Evolutionary Design of Digital Circuits – Part I. Genetic Programming and Evolvable Machines 1(1), 8–35 (2000)

    Article  Google Scholar 

  40. Moore, G.E.: Cramming More Components onto Integrated Circuits. Electronics 38 (1965)

    Google Scholar 

  41. Moroz, V.: Design for Manufacturability: OPC and Stress Variations. In: International Conference on CMOS Variability (2007)

    Google Scholar 

  42. National Instruments: USB-6009. www.ni.com

  43. Petley, G.: VLSI and ASIC Technology Standard Cell Library Design. www.vlsitechnology.org

  44. Poli, R., Page, J.: Solving High-Order Boolean Parity Problems with Smooth Uniform Crossover, Sub-Machine Code GP and Demes. Genetic Programming and Evolvable Machines 1(1–2), 37–56 (2000)

    Article  MATH  Google Scholar 

  45. Ranganathan, P., Adve, S., Jouppi, N.P.: Reconfigurable Caches and Their Application to Media Processing. Proc. International Symposium on Computer Architecture 28(2), 214–224 (2000)

    Google Scholar 

  46. Ruzicka, R., Sekanina, L., Prokop, R.: Physical Demonstration of Polymorphic Self-checking Circuits. In: Proc. IEEE International On-Line Testing Symposium, pp. 31–36. IEEE (2008)

    Chapter  Google Scholar 

  47. Sekanina, L.: Evolvable Components: From Theory to Hardware Implementations. Natural Computing. Springer (2004)

    MATH  Google Scholar 

  48. Sekanina, L.: Evolutionary Design of Gate-Level Polymorphic Digital Circuits. In: Applications of Evolutionary Computing, LNCS, vol. 3449, pp. 185–194. Springer (2005)

    Chapter  Google Scholar 

  49. Sekanina, L., Ruzicka, R., Gajda, Z.: Polymorphic FIR Filters with Backup Mode Enabling Power Savings. In: Proc. NASA/ESA Conference on Adaptive Hardware and Systems, pp. 43–50. IEEE (2009)

    Chapter  Google Scholar 

  50. Sekanina, L., Ruzicka, R., Vasicek, Z., Prokop, R., Fujcik, L.: REPOMO32 – New Reconfigurable Polymorphic Integrated Circuit for Adaptive Hardware. In: Proc. of IEEE Symposium Series on Computational Intelligence - Workshop on Evolvable and Adaptive Hardware, pp. 39–46. IEEE Computational Intelligence Society (2009)

    Chapter  Google Scholar 

  51. Sekanina, L., Starecek, L., Kotasek, Z., Gajda, Z.: Polymorphic Gates in Design and Test of Digital Circuits. International Journal of Unconventional Computing 4(2), 125–142 (2008)

    Google Scholar 

  52. Sekanina, L., Vasicek, Z.: On the Practical Limits of the Evolutionary Digital Filter Design at the Gate Level. In: Applications of Evolutionary Computing, 3907, pp. 344–355. Springer (2006)

    Chapter  Google Scholar 

  53. Seward, J.: bzip2: A Freely Available, Patent Free, High-quality Data Compressor (2009). www.bzip.org/

  54. Shanthi, A.P., Parthasarathi, R.: Practical and Scalable Evolution of Digital Circuits. Applied Soft Computing 9(2), 618–624 (2009)

    Article  Google Scholar 

  55. Shivakumar, P., Jouppi, N.P.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Tech. rep., COMPAQ Western Research Lab, Palo Alto, California 94301 USA (1999)

    Google Scholar 

  56. Smith, S.L., Greensted, A.J., Timmis, J.: Hardware Acceleration of an Immune Network Inspired Evolutionary Algorithm for Medical Diagnosis. In: Proc. International Conference on Evolvable Systems, LNCS, vol. 5216, pp. 34–46. Springer Berlin / Heidelberg (2008)

    Google Scholar 

  57. Sonowin: USI-01 USB Isolator. www.sonowin.de

  58. Sripramong, T., Toumazou, C.: The Invention of CMOS Amplifiers Using Genetic Programming and Current-Flow Analysis. IEEE Trans. on CAD of Integrated Circuits and Systems 21, 1237–1252 (2002)

    Article  Google Scholar 

  59. Stanca, M., Vassiliadis, S., Cotofana, S., Corporaal, H.: Hashed Addressed Caches for Embedded Pointer Based Codes. In: Proc. Int. Conf. on Parallel Processing, pp. 965–968. Springer (2000)

    Google Scholar 

  60. Starecek, L., Sekanina, L., Kotasek, Z.: Reduction of Test Vectors Volume by Means of Gate-Level Reconfiguration. In: Proc. IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop, pp. 255–258. IEEE Computer Society (2008)

    Google Scholar 

  61. Stoica, A., Zebulum, R.S., Keymeulen, D.: Polymorphic Electronics. In: Proc. International Conference on Evolvable Systems, LNCS, vol. 2210, pp. 291–302. Springer (2001)

    Google Scholar 

  62. Stomeo, E., Kalganova, T., Lambert, C.: Generalized Disjunction Decomposition for Evolvable Hardware. IEEE Transaction Systems, Man and Cybernetics, Part B 36(5), 1024–1043 (2006)

    Article  Google Scholar 

  63. Sutherland, I., Sproull, B., Harris, D.: Logical Effort – Designing Fast CMOS Circuits. Morgan Kaufmann (1999)

    Google Scholar 

  64. Torresen, J.: Increased Complexity Evolution Applied to Evolvable Hardware. In: Smart Engineering System Design: Neural Networks, Fuzzy Logic, Evolutionary Programming, Data Mining, and Complex Systems (ANNIE), pp. 429–436. ASME Press (1999)

    Google Scholar 

  65. Torresen, J.: Scalable Evolvable Hardware Applied to Road Image Recognition. In: Proc. NASA/DoD workshop on Evolvable Hardware, pp. 245–252. IEEE Computer Society (2000)

    Chapter  Google Scholar 

  66. The USC-SIPI Image Database. sipi.usc.edu/database

  67. Vandierendonck, H., Bosschere, K.D.: Constructing Optimal XOR-Functions to Minimize Cache Conflict Misses. In: Proc. Int. Conf. on Architecture of Computing Systems (ARCS), pp. 261–272. Springer (2008)

    Google Scholar 

  68. Vasicek, Z., Sekanina, L.: Formal Verification of Candidate Solutions for Post-Synthesis EvoluTionary Optimization in Evolvable Hardware. Genetic Programming and Evolvable Machines 12(3), 305–327 (2011)

    Article  Google Scholar 

  69. Vasicek, Z., Zadnik, M., Sekanina, L., Tobola, J.: On Evolutionary Synthesis of Linear Transforms in FPGA. In: Proc. International Conference on Evolvable Systems, LNCS, vol. 5216, pp. 141–152. Springer (2008)

    Google Scholar 

  70. Vassilev, V., Job, D., Miller, J.F.: Towards the Automatic Design of More Efficient Digital Circuits. In: J. Lohn, A. Stoica, D. Keymeulen, S. Colombano (eds.) Proc. NASA/DoD Workshop on Evolvable Hardware, pp. 151–160. IEEE Computer Society (2000)

    Chapter  Google Scholar 

  71. Vassilev, V.K., Miller, J.F.: Embedding Landscape Neutrality to Build a Bridge from the Conventional to a More Efficient Three-Bit Multiplier Circuit. In: Proc. Genetic and Evolutionary Computation Conference, p. 539 (2000)

    Google Scholar 

  72. Voronenko, Y., Puschel, M.: Multiplierless Multiple Constant Multiplication. ACM Transactions on Algorithms 3(2) (2007)

    Google Scholar 

  73. Wakerly, J.F.: Digital Design: Principles and Practices, 3rd edn. Prentice Hall, New Jersey, US (2000)

    Google Scholar 

  74. Walker, J.A., Hilder, J.A., Tyrrell, A.M.: Evolving Variability-Tolerant CMOS Designs. In: Proc. International Conference on Evolvable Systems, pp. 308–319. Springer (2008)

    Google Scholar 

  75. Walker, J.A., Hilder, J.A., Tyrrell, A.M.: Towards Evolving Industry-Feasible Intrinsic Variability Tolerant CMOS Designs. In: Proc. IEEE Congress on Evolutionary Computation, pp. 1591–1598. IEEE (2009)

    Chapter  Google Scholar 

  76. Wallace, G.K.: The JPEG Still Picture Compression Standard. Communications of the ACM 34(4), 30–44 (1991)

    Article  Google Scholar 

  77. Wang, J., Lee, C.H.: Evolutionary Design of Combinational Logic Circuits Using VRA Processor. IEICE Electronics Express 6, 141–147 (2009)

    Article  Google Scholar 

  78. ARM10E Processor Family. http://www.arm.com/products/CPUs/families/ARM10EFamily.html

  79. Zebulum, R., Pacheco, M., Vellasco, M.: Evolutionary Electronics – Automatic Design of Electronic Circuits and Systems by Genetic Algorithms. The CRC Press International Series on Computational Intelligence (2002)

    Google Scholar 

  80. Zebulum, R.S., Stoica, A.: Four-Function Logic Gate Controlled by Analog Voltage. NASA Tech Briefs 30(3), 8 (2006)

    Google Scholar 

  81. Zhang, C., Vahid, F., Lysecky, R.: A Self-tuning Cache Architecture for Embedded Systems. Trans. on Embedded Computing Systems 3(2), 407–425 (2004)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Faculty of Information Technology, Brno University of Technology, 612 66, Brno, Czech Republic

    Lukas Sekanina

Authors
  1. Lukas Sekanina
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. James Alfred Walker
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Paul Kaufmann
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Marco Platzner
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Lukas Sekanina .

Editor information

Editors and Affiliations

  1. Dept. of Electronics, The University of York, Heslington, York, YO10 5DD, United Kingdom

    Julian F. Miller

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Sekanina, L., Walker, J.A., Kaufmann, P., Platzner, M. (2011). Evolution of Electronic Circuits. In: Miller, J. (eds) Cartesian Genetic Programming. Natural Computing Series. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17310-3_5

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-17310-3_5

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-17309-7

  • Online ISBN: 978-3-642-17310-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation