A global postsynthesis optimization method for combinational circuits | IEEE Conference Publication | IEEE Xplore