Optimizing combinational logic circuits using Grammatical Evolution | IEEE Conference Publication | IEEE Xplore