Abstract
The function level evolvable hardware approach to synthesize the combinational multiple-valued and binary logic functions is proposed in first time. The new representation of logic gate in extrinsic EHW allows us to describe behaviour of any multi-input multi-output logic function. The circuit is represented in the form of connections and functionalities of a rectangular array of building blocks. Each building block can implement primitive logic function or any multi-input multi-output logic function defined in advance. The method has been tested on evolving logic circuits using half adder, full adder and multiplier. The effectiveness of this approach is investigated for multiple-valued and binary arithmetical functions. For these functions either method appears to be much more efficient than similar approach with two-input one-output cell representation.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Stoica, A., Keymeulen, D., Tawel, R., Salazar-Lazaro, C., Li, W.: Evolutionary experiments with a fine-grained reconfigurable architecture for analog and digital cmos circuits. In: Stoica, A., Keymeulen, D., Lohn, J. (eds.) Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pp. 76–84. IEEE Computer Society, Los Alamitos (1999)
Murakawa, M., Yoshizawa, S., Kajitani, I., Furuya, T., Iwata, M., Higuchi, T.: Hardware evolution at function level. In: Ebeling, W., Rechenberg, I., Voigt, H.-M., Schwefel, H.-P. (eds.) PPSN 1996. LNCS, vol. 1141. Springer, Heidelberg (1996)
Higuchi, T., Murakawa, M., Iwata, M., Kajitani, I., Liu, W., Salami, M.: Evolvable hardware at function level. In: Proc. of IEEE 4th Int. Conference on Evolutionary Computation, CEC 1997. IEEE Press, NJ (1997)
Kitano, H.: Morphogenesis for evolvable systems. In: Sanchez, E., Tomassini, M. (eds.) Towards Evolvable Hardware 1995. LNCS, vol. 1062, pp. 99–117. Springer, Heidelberg (1996)
Zebulum, R., Vellasco, M., Pacheco, M.: Evolvable hardware systems: Taxonomy, survey and applications. In: Higuchi, T., Iwata, M., Weixin, L. (eds.) ICES 1996. LNCS, vol. 1259, pp. 344–358. Springer, Heidelberg (1997)
Murakawa, M., Yoshizawa, S., Higuchi, T.: Adaptive equalization of digital communication channels using evolvable hardware. In: Higuchi, T., Iwata, M., Weixin, L. (eds.) ICES 1996. LNCS, vol. 1259, pp. 379–389. Springer, Heidelberg (1997)
Miller, J.F., Thomson, P., Fogarty, T.C.: Genetic algorithms and evolution strategies. In: Quagliarella, D., Periaux, J., Poloni, C., Winter, G. (eds.) Engineering and Computer Science: Recent Advancements and Industrial Applications. Wiley, Chichester (1997)
Kalganova, T., Miller, J., Fogarty, T.: Some aspects of an evolvable hardware approach for multiple-valued combinational circuit design. In: Sipper, M., Mange, D., Pérez-Uribe, A. (eds.) ICES 1998. LNCS, vol. 1478, pp. 78–89. Springer, Heidelberg (1998)
Damiani, E., Tettamanzi, A.G.B., Liberali, V.: On-line evolution of fpga-based circuits: A case study on hash functions. In: Stoica, A., Keymeulen, D., Lohn, J. (eds.) Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pp. 26–33. IEEE Computer Society, Los Alamitos (1999)
Aguirre, A.H., Coello Coello, C.A., Buckles, B.P.: A genetic programming approach to logic function sunthesis by means of multiplexer. In: Stoica, A., Keymeulen, D., Lohn, J. (eds.) Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pp. 46–53. IEEE Computer Society, Los Alamitos (1999)
Kalganova, T., Miller, J.: Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness. In: Stoica, A., Keymeulen, D., Lohn, J. (eds.) Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pp. 54–63. IEEE Computer Society, Los Alamitos (1999)
Masher, J., Cavalieri, J., Frenzel, J., Foster, J.A.: Representation and robustness for evolved sorting networks. In: Stoica, A., Keymeulen, D., Lohn, J. (eds.) Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pp. 255–261. IEEE Computer Society, Los Alamitos (1999)
Miller, J.: On the filtering properties of evolved gate arrays. In: Stoica, A., Keymeulen, D., Lohn, J. (eds.) Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pp. 2–11. IEEE Computer Society, Los Alamitos (1999)
Kalganova, T., Miller, J., Lipnitskaya, N.: Multiple-valued combinational circuits synthesized using evolvable hardware approach. In: Proc. of the 7th Workshop on Post-Binary Ultra Large Scale Integration Systems (ULSF 1998) in association with ISMVL1998, Fukuoka, Japan. IEEE Press, Los Alamitos (1998)
Utsumi, T., Kamiura, N., Nata, Y., Yamato, K.: Multiple-valued programmable logic arrays with universal literals. In: Proc. of the 27th Int. Symposium on Miltiple-Valued Logic (ISMVL 1997), Nova Scotia, Canada, pp. 169–174. IEEE-CS-Press, Los Alamitos (1997)
Hata, Y., Yamato, K.: Multiple-valued logic functions represented by tsum, tproduct, not and variables. In: Proc. of the 23th Int. Symposium on Miltiple-Valued Logic (ISMVL 1993), pp. 222–227. IEEE-CS-Press, Los Alamitos (1993)
Rine, D.C.: An Introduction to Multiple-Valued Logic. North-Holland, Amsterdam (1977)
Miller, J.: An empirical study of the efficiency of learning boolean functions using a cartesian genetic programming approach. In: Proc. of the Genetic and Evolutionary Computation Conference (GECCO 1999), Orlando, USA, vol. 1, pp. 1135–1142. Morgan Kaufmann, San Francisco (1999) ISBN 1-55860-611-4
Miller, J.: Digital filter design at gate-level using evolutionary algorithms. In: Proc. of the Genetic and Evolutionary Computation Conference (GECCO 1999), Orlando, USA, vol. 1, pp. 1127–1143. Morgan Kaufmann, San Francisco (1999) ISBN 1-55860-611-4
Miller, J.F., Kalganova, T., Lipnitskaya, N., Job, D.: The genetic algorithm as a discovery engine: Strange circuits and new principles. In: Proc. of the AISB 1999 Symposium on Creative Evolutionary Systems, CES 1999, Edinburgh, UK, April 1999. The Society for the Study of Arificial Intelligence and Simulation of Behaviour, pp. 65–74 (1999) ISBN 1-902956-03-6
Coello, C.A., Christiansen, A.D., Hernndez, A.A.: Use of evolutionary techniques to automate the design of combinational circuits. International Journal of Smart Engineering System Design (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kalganova, T. (2000). An Extrinsic Function-Level Evolvable Hardware Approach. In: Poli, R., Banzhaf, W., Langdon, W.B., Miller, J., Nordin, P., Fogarty, T.C. (eds) Genetic Programming. EuroGP 2000. Lecture Notes in Computer Science, vol 1802. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-46239-2_5
Download citation
DOI: https://doi.org/10.1007/978-3-540-46239-2_5
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67339-2
Online ISBN: 978-3-540-46239-2
eBook Packages: Springer Book Archive