Skip to main content

Hardware Accelerators for Cartesian Genetic Programming

  • Conference paper
Genetic Programming (EuroGP 2008)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4971))

Included in the following conference series:

Abstract

A new class of FPGA-based accelerators is presented for Cartesian Genetic Programming (CGP). The accelerators contain a genetic engine which is reused in all applications. Candidate programs (circuits) are evaluated using application-specific virtual reconfigurable circuit (VRC) and fitness unit. Two types of VRCs are proposed. The first one is devoted for symbolic regression problems over the fixed point representation. The second one is designed for evolution of logic circuits. In both cases a significant speedup of evolution (30–40 times) was obtained in comparison with a highly optimized software implementation of CGP. This speedup can be increased by creating multiple fitness units.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Koza, J.R., Keane, M.A., Streeter, M.J., Mydlowec, W., Yu, J., Lanza, G.: Genetic Programming IV: Routine Human-Competitive Machine Intelligence. Kluwer Academic Publishers, Dordrecht (2003)

    MATH  Google Scholar 

  2. Shackleford, B.: A high-performance, pipelined, FPGA-based genetic algorithm machine. Genetic Programming and Evolvable Machines 2(1), 33–60 (2001)

    Article  MATH  Google Scholar 

  3. Tufte, G., Haddow, P.: Prototyping a GA Pipeline for Complete Hardware Evolution. In: Stoica, A., Keymeulen, D., Lohn, J. (eds.) Proc. of the 1st NASA/DoD Workshop on Evolvable Hardware, Pasadena, CA, USA, pp. 143–150. IEEE Computer Society, Los Alamitos (1999)

    Google Scholar 

  4. Martin, P.: Genetic Programming in Hardware. PhD thesis, University of Essex (2003)

    Google Scholar 

  5. Fok, K.L., Wong, T.T., Wong, M.L.: Evolutionary computing on consumer graphics hardware. IEEE Intelligent Systems 22(2), 69–78 (2007)

    Article  Google Scholar 

  6. Harding, S., Banzhaf, W.: Fast genetic programming on GPUs. In: Ebner, M., O’Neill, M., Ekárt, A., Vanneschi, L., Esparcia-Alcázar, A.I. (eds.) EuroGP 2007. LNCS, vol. 4445, pp. 90–101. Springer, Heidelberg (2007)

    Chapter  Google Scholar 

  7. Chitty, D.M.: A data parallel approach to genetic programming using programmable graphics hardware. In: GECCO 2007: Proceedings of the 9th annual conference on Genetic and evolutionary computation, vol. 2, pp. 1566–1573. ACM Press, New York (2007)

    Chapter  Google Scholar 

  8. Miller, J.F., Thomson, P.: Cartesian genetic programming. In: Poli, R., Banzhaf, W., Langdon, W.B., Miller, J., Nordin, P., Fogarty, T.C. (eds.) EuroGP 2000. LNCS, vol. 1802, pp. 121–132. Springer, Heidelberg (2000)

    Google Scholar 

  9. Vasicek, Z., Sekanina, L.: An area-efficient alternative to adaptive median filtering in fpgas. In: Proc. of 2007 Conf. on Field Programmable Logic and Applications, pp. 216–221. IEEE Computer Society, Los Alamitos (2007)

    Chapter  Google Scholar 

  10. Koza, J.R., Bennett III F.H., Andre, D., Keane, M.A.: Genetic Programming III: Darwinian Invention and Problem Solving. Morgan Kaufmann, San Francisco (1999)

    Google Scholar 

  11. Sekanina, L.: Evolvable components: From Theory to Hardware Implementations. In: Natural Computing, Springer, Berlin (2004)

    Google Scholar 

  12. Vasicek, Z., Sekanina, L.: An evolvable hardware system in xilinx virtex ii pro fpga. International Journal of Innovative Computing and Applications 1(1), 63–73 (2007)

    Article  Google Scholar 

  13. Vasicek, Z., Sekanina, L.: Evaluation of a new platform for image filter evolution. In: Proc. of the 2007 NASA/ESA Conference on Adaptive Hardware and Systems, pp. 577–584. IEEE Computer Society, Los Alamitos (2007)

    Chapter  Google Scholar 

  14. Vassilev, V., Job, D., Miller, J.F.: Towards the automatic design of more efficient digital circuits. In: Proc. of the 2nd NASA/DoD Workshop of Evolvable Hardware, pp. 151–160. IEEE Computer Society, Los Alamitos, CA, US (2000)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Michael O’Neill Leonardo Vanneschi Steven Gustafson Anna Isabel Esparcia Alcázar Ivanoe De Falco Antonio Della Cioppa Ernesto Tarantino

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Vasicek, Z., Sekanina, L. (2008). Hardware Accelerators for Cartesian Genetic Programming. In: O’Neill, M., et al. Genetic Programming. EuroGP 2008. Lecture Notes in Computer Science, vol 4971. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-78671-9_20

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-78671-9_20

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-78670-2

  • Online ISBN: 978-3-540-78671-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics