- author = "Cees Ferdinand Verdier",
- title = "Formal synthesis of analytic controllers: An evolutionary approach",
- school = "Delft University of Technology",
- year = "2020",
- address = "The Netherlands",
- month = "21 " # oct # " 2020",
- keywords = "genetic algorithms, genetic programming, Formal controller synthesis, Hybrid systems control, Temporal logic, Lyapunov methods, reachability analysis",
-
URL = "
https://research.tudelft.nl/en/publications/formal-synthesis-of-analytic-controllers-an-evolutionary-approach",
-
URL = "
https://research.tudelft.nl/files/83671846/Dissertation_Cees_F_Verdier.pdf",
-
DOI = "
10.4233/uuid:70f6704f-30e4-4e1a-8c74-9fe2b699a80d",
- size = "147 pages",
- abstract = "Control design for modern safety-critical cyber-physical systems still requires significant expert-knowledge, since for general hybrid systems with temporal logic specifications there are no constructive methods. Nevertheless, in recent years multiple approaches have been proposed to automatically synthesize correct-by-construction controllers. However, typically these methods either result in enormous look-up tables, require online optimization, or are highly dependent on expert-knowledge. The goal of this thesis is to propose a novel approach that overcomes these limitations, i.e. to propose a framework for automatic controller synthesis, capable of synthesizing closed-form controllers for hybrid systems with temporal logic specifications, without a heavy reliance on expert-knowledge. To this end, we draw inspiration from the human design process and use two methods that show great similarities to it, namely evolutionary algorithms and counterexample-guided inductive synthesis (CEGIS). Specifically, we use genetic programming (GP), an evolutionary algorithm capable of evolving entire programs. This makes it possible to automatically discover the structure of a solution. Moreover, it enables the synthesis of compact closed-form controllers, circumventing the need for look-up tables or online optimization. In combination with GP, we use the concept of CEGIS to refine candidate solutions based on counterexamples, until the controller is guaranteed to satisfy the desired specification. we propose two CEGIS-based synthesis frameworks, which differ in the employed verification paradigms, namely using either (co-synthesized) Lyapunov-like functions or reachability analysis. Both frameworks result in correct-by-construction compact closed-form controllers, where the use of expert-knowledge is optional. Both frameworks are capable of synthesising sampled-data controllers, enabling implementation in embedded hardware with limited memory and computation power, forming a stepping stone towards faster automation.",
-
notes = "An electronic version of this dissertation is
available at http://repository.tudelft.nl/
Supervisors: M. {Mazo Espinosa} and R. Babuska",
