

Evolvable Hardware Applications

Tetsuya Higuchi

MIRAI-ASRC

National Institute of Advanced
Industrial Science and Technology
Japan

t-higuchi@aist.go.jp

Evolvable Hardware=
Evolutionary Computation
+
Reconfigurable Hardware


Contents of this talk

- Basic Concept of Evolvable Hardware
- Digital Hardware Evolution
 - EMG prosthetic hand
 - Clock-timing adjustment (Post-fabrication adjustment)
 - High speed data transmission
 - Data compression for print image data
- Analogue Hardware Evolution
 - Analogue EHW chip for cellular phones
- Mechanical Hardware Evolution
 - Evolvable Femto-second Laser System
 - Evolvable Interferometer
 - Evolutionary fiber alignment
- Other GA applications

Evolvable Hardware (EHW)

Conventional Hardware	Evolvable Hardware
Specification fixed	Spec. changes dynamically
Architecture fixed	Architecture changeable ⇒ Hardware circuit is autonomously synthesized.


PLA (Programmable Logic Array)



GA (Genetic Algorithm)


Bio-inspired robust search and adaptation

- Selection
 - select high-fitness chromosomes
- Crossover
 - exchange of chromosomes
- Mutation
 - change of chromosomes



Basic idea of Evolvable Hardware

- EHW= Genetic Algorithms + Programmable Logic




Contents of this talk

- Basic Concept of Evolvable Hardware
- **Digital Hardware Evolution**
 - EMG prosthetic hand
 - Clock-timing adjustment (Post-fabrication adjustment)
 - High speed data transmission
 - Data compression for print image data
- Analogue Hardware Evolution
 - Analogue EHW chip for cellular phones
- Mechanical Hardware Evolution
 - Evolvable Femto-second Laser System
 - Evolvable Interferometer
 - Evolutionary fiber alignment
- Other GA applications

Myoelectric-controlled prosthetic-hand

- Myoelectric signals
 - Generated from muscular activation.
 - Detected on the surface of the skin by using surface electrode.
- Myoelectric-controlled prosthetic-hand
 - Controlled by myoelectric signals generated from remnant muscles.



EHW chip




Prosthetic Hand



Problems in conventional EHW

Needs a PC to execute GA → Large Size

Fitness evaluation and GA by software → Slow Speed




Gate Level EHW Chip


- Integration of GA hardware and a PLA on a single LSI chip




- Compact & Fast



Myoelectric signals




An example of myoelectric signal patterns




Problems in myoelectric-controllers

- Problem
 - Individuality
 - Characteristics of myoelectric signals differ among individual persons.
 - Difficult to make specification of pattern classification circuit in advance.
- Our solution (1998--)
 - Evolvable hardware
 - An evolvable hardware chip.
 - Programmable hardware + Genetic algorithm

EHW chip (version 1)



Gate-Level EHW chip




- Package: 144pins QFP, 20x20mm, Cell base LSI.
- Circuit size: about 80,000 gates.
- Clock frequency: 33MHz.

Performance evaluation

Function	EHW chip (us)	Program (us)	(Program)/(EHW chip)
One evaluation	94.8	3670	38.7
Crossover & mutation	12.6	78.9	6.3
Fitness calculation	68.2	3560	52.2
Comparison of fitness values	0.03	0.15	5.0
PLA execution	0.03	13.42	447.3

- Comparison of the execution time with a GA program on a PC (AMD Athlon CPU 1.2GHz).
 - EHW chip: 38.7 times faster than the program.
 - PLA execution: 447 times faster than the program.

The hand controller with the EHW chip



Multi-functional myoelectric controlled artificial hand.

Mechanical specifications

Functions	Hand open-close Wrist flex-extend
Size	almost same as adult human hands
Weight	about 400g
Motor	DC motor X 2
Battery	rechargeable: 12V



Multi-functional myoelectric controlled artificial hand.

User's merit of multi-functional hand.

Natural and easy approach to the object.



Without wrist flexion.
(Conventional hand)



With wrist flexion.

Clock Timing Adjustment

Recent results from the project MIRAI funded by METI, Japan


- Clock timing adjustment with GA
 - Intel P4, 1GHz ALU, 2.1GHz FIR chip
- High speed data transmission with GA
 - USB, IEEE1394, 2GHz FPGA, 10Gbps Ethernet chip

Background

Beyond 90nm, operational yield rate will be degraded due to process variation.

- the limit of design capability
- strong need for post-fabrication LSI adjustment.

Trend beyond 90 nm:
from inter-chip variation to intra-chip variation



Our approach:

Post-fabrication LSI adjustment



Circuit design including adjustment circuits

+

Fast adjustment software

Fast adjustment software:

Genetic Algorithm(GA) in Artificial Intelligence

GA can determine quickly optimal values of many circuit parameters that affects LSI performance and operational yield rate.

Genetic algorithm


Genetic Algorithm(GA): A quick and robust search algorithm

step1. Encode multiple circuit parameters into single chromosome.

step2. Define an evaluation function F that decides fitness of chromosomes

→ decision whether a chromosome has good circuit parameters or not.

step3. Prepare multiple chromosomes, then generate better chromosomes with genetic operations (e.g. cross-over, mutation) until good circuit parameters are found.



■ Selection
- Increase high fitness chromosome
- delete low fitness chromosome
■ Cross-over
exchange of chromosomes
$\begin{array}{cc} 101010 & 1010 \\ 000000 & 0000 \end{array}$
$\begin{array}{cc} 101010 & 0000 \\ 000000 & 1010 \end{array}$
■ Mutation
one-bit flip in chromosome
1010101010
$101010\textcolor{red}{0}010$

Clock Timing Adjustment with GA


--- Intel Pentium4

--- 1GHz ALU and multiplexor


Background & Advantages

- Beyond 90nm, clock skew cannot be avoided only by design due to process variation
- Post-Fabrication clock timing adjustment with Genetic Algorithm
- Two 1GHz LSIs and a design experiment demonstrate three advantages:
 1. Speed-up of Clock Frequency (+25% max)
 2. Reduction of Power Dissipation (-54% max)
 3. Reduction of Design Time (-21% max)

Clock Skew




Clock Timing Adjustment for Solving the issues of "Clock Skew"




Insertion of Programmable Delay Circuits

Genetic Algorithms can find optimal delay values for a lot of delay circuits.




Delay Values must be globally optimized!



Post-Fabrication Clock Timing Adjustment





Hierarchical Application of Clock Timing Adjustment



Programmable Delay Circuit




Controlling Voltage (V_{adj}) vs Delay and Delay Steps



- 0.18μm, CMOS process
- 18Tr: Delay Generator + DAC
- Some Delay Steps are less than 30ps

Test Chip No.2: Multiplier and Memory Test Pattern Generator




0.13um, CMOS process, Design for 1GHz(typ), Using the "Programmable Delay Circuits"


Three Advantages of GA-based adjustment

1. Speed-up of Clock Frequency (+25%)
2. Reduction of Power Dissipation (-54%)
3. Reduction of Design Time (-21%)


Advantage No.1: Clock Frequency Speed-up



Experiment Result: Clock Frequency Speed-up



Advantage No.2: Power Supply Voltage Reduction



Experiment Result: Power Supply Voltage Reduction

Operational yield at each voltage and clock frequency, BEFORE adjustment

	0.8V	0.9V	1.0V	1.1V	1.2V
1.58GHz	0%	0%	0%	0%	0%
1.4GHz	0%	0%	20%	30%	40%
1.25GHz	② 0%	40%	100%	100%	100%
1.0GHz	100%	100%	100%	100%	100%

Voltage: 1.2V
↓
0.8V
&

Clock Adjustment

Operational yield at each voltage and clock frequency, AFTER adjustment

	0.8V	0.9V	1.0V	1.1V	1.2V
1.58GHz	0%	0%	10%	20%	10%
1.4GHz	30%	60%	80%	100%	90%
1.25GHz	③ 100%	100%	100%	100%	100%
1.0GHz	100%	100%	100%	100%	100%

Frequency: 1.0GHz
↓
1.25GHz

Measured with the Memory-test-pattern Generators.

Experiment Result: Power Dissipation Reduction




Image processing chip for cellular phones

We apply our clock-timing adjustment to a commercial image processing chip which was designed for low power dissipation in order to verify that our technique can further reduce the power consumption.

chip space: 16 mm² (CMOS 90 nm), Pins: 256, I/O pads: 110
number of transistors: 0.1 million, power supply: 0.8 - 1.0V

Microprocessor for Automobile

Requirement:

- Must be operational from -40 to +125 degree Celsius
- Low power dissipation due to the limit of battery capacity
- 20 years duration of the performance

Market size:

4 Billion US dollar (2005), increasing 14% every year

e.g. 37 microprocessors used in a Japanese medium car

70 microprocessors used in a Japanese luxurious car

We applied our GA-based clock-timing adjustment circuit to Renesas Microprocessor in order to confirm power dissipation reduction. (under evaluation now)


chip space: 18 mm² (CMOS 130 nm), Pins: 298, I/O pads: 180
number of transistors: 1 million, power supply: 3.3V, 1.0V

High speed data transmission


- USB, IEEE1394 enhancement
- 2GHz FPGA

Pre-emphasis of transmitter signal

Without Pre-emphasis




With Pre-emphasis




The waveform of transmitter signal is shaped in advance
In order to get a proper waveform at the receiver end.

The principle of the waveform control



Signals with different timing, polarity, and amplitude
are combined into an integrated transmission signal.

Photo of Transmitter LSI chip



The chip has been designed and fabricated by using $0.13\mu\text{m}$ CMOS technology, that is used in high end LSI chips.


Experimental results for USB cable

length Clock	5 m (standard)	11 m	21 m
480 MHz (standard)	○ → ○ (0.56) (0.80)	△ → ○ (0.29) (0.84)	△ → ○ (0.16) (0.75)
960 MHz	△ → ○ (0.16) (0.78)	△ → ○ (0.19) (0.64)	X → △ (0.46)
1.6 GHz	X → ○ (0.58)	X → △ (0.15)	X → X


Legend: (B) → (A): (B) before, (A) after GA adjustment
○, △: Pass (threshold margin), x: Fail

The transmission performance is two times faster and
four times longer than the current standard.


Chip Structure



Stream building-block (S-BB)




Array building-block (A-BB)



High-Speed I/O Function


- Target: Communication between chips
 - Speed: Over 2Gbps per line
 - Media: Ordinary PCB (Printed Circuit Board)
 - Distance: 70cm (Maximum wiring length on PCB)
- Essential Approach
 - Pre-emphasis Technique
 - Adaptive Adjustment Scheme

Adaptive High-Speed I/O Scheme




LSI Specifications

- CMOS, 130nm process
- Ceramic BGA 352pin package
- Gate number: about 200,000 gates (core part)
- Adaptive high-speed I/O: 2.0Gbps, clock 2.0GHz, differential, 400mVp-p
- Core power source: 1.0V
- I/O power source: 3.3V
- Electrical power consumption: about 3W



Photograph of the chip

Performance Comparisons




Lossless compression method
for very high-resolution image data


Overview

- **Lossless** compression method bi-level image with high-resolution.
- Amendment to JBIG2 standard.
(ISO/IEC JTC1/SC29/WG1 France meeting, 2003)
 - JBIG2 = Joint Bi-level Image experts Group, 2
 - International standard for bi-level image coding
 - ISO/IEC 14492 | ITU-T T.88
- Activity toward incorporating JBIG2-AMD2 datastream into TIFF/IT
 - TIFF/IT = Tag Image File Format for Image Technology
 - International standard of graphic data format for data exchange
 - ISO 12639


Digitalization of Workflow in Graphic-Arts Industry



High-resolution Image for Graphic-Arts




Lossless Compression of JBIG2



Principle of JBIG2-AMD2

Prediction Coding

Accuracy of **pixel prediction** affects compression efficiency.




Halftone image with very high-resolution
Conventional methods achieve **low prediction-hit rate**.
=> **Poor compression efficiency**

JBIG2-AMD2

Extended template with many floating reference pixels
=> **Improved compression efficiency**

Structure of graphic-arts image



Strange structure: Shading is represented by size of dots, and
Dots' size is represented by density of pixels.

=>**Conventional lossless compression method cannot compress well**

Limitation of JBIG2


Discovery by AIST:

- Too few floating reference pixels
 - Proposal to ISO: Enhancement of JBIG2
 - Extended template: Increased number of floating reference pixels from 4 to 12


The diagram shows two 3x3 grids. The first grid has four yellow squares at its corners and one yellow square in the center, with a question mark in the middle of the grid. The second grid has many more yellow squares distributed throughout the entire 3x3 area, with a question mark in the center.
- Large costs for template optimization
 - GA can quickly find the good template configuration for higher compression ratio

AIST method


Genetic Algorithm optimizes the template for the target image data to achieve the higher compression ratio.



Experimental Results



(a) 4 floating reference pixels



(b) 16 floating reference pixels

More floating reference pixels leads **30%** better comp. efficiency.

- Limitation of JBIG2: Increased floating reference pixels
- Configuration of floating reference pixels
-> Artificial intelligence (AI) techniques

Performance 1 --Compression Ratio--

Image SCID#	Angle	Res.	JBIG2	
			MMR(G4)	ZIP
N5	15	1200	2.36	2.37
		2400	3.59	2.74
		3600	5.26	3.11
	75	1200	2.71	3.56
		2400	4.21	4.37
		3600	5.58	5.73
N6	15	1200	2.14	2.44
		2400	3.28	2.75
		3600	4.14	2.92
	75	1200	2.53	4.64
		2400	3.93	5.22
		3600	5.03	6.79
N8	15	1200	1.78	2.17
		2400	2.66	2.39
		3600	3.32	2.77
	75	1200	2.13	3.49
		2400	3.26	4.10
		3600	4.06	5.44

- **Compression Ratio** = [Original size] / [Compressed size]

- Test data are created by RIPing images in SCID.

Performance 2 (European newspaper)




- 1270 dpi
- 17416 x 27958 pixels
- Approx. 58MB x (CMYK)

Method	CR
G4 Fax	27.67
JBIG1	41.54
This method	60.85

CR (Compression Ratio) =
[Original size] / [Compressed size]

Performance 3 (Book page)




- 2400 dpi
- 17167 x 22100 pixels
- Approx. 45MB x 4 (CMYK)

Method	CR
LHA	28.3
TIFF (LZW)	17.9
This method	120.6

CR (Compression Ratio) =
[Original size] / [Compressed size]

Performance 4 (Leaflet)



- 2400 dpi
- 20400 x 28034 pixels
- Approx. 68MB x 4 (CMYK)

Method	CR
LHA	5.74
TIFF (LZW)	4.69
This method	16.86

CR (Compression Ratio) =
[Original size] / [Compressed size]

FilingPro (Image Data Filing Software)

[This lossless compression method] + [Database system]



Contents of this talk


- Basic Concept of Evolvable Hardware
- Digital Hardware Evolution
 - EMG prosthetic hand
 - Clock-timing adjustment (Post-fabrication adjustment)
 - High speed data transmission
 - Data compression for print image data
- **Analogue Hardware Evolution**
 - Analogue EHW chip for cellular phones
- Mechanical Hardware Evolution
 - Evolvable Femto-second Laser System
 - Evolvable Interferometer
 - Evolutionary fiber alignment
- Other GA applications

Analogue EHW chip for cellular phones

- Off-line analogue EHW
- Intermediate Frequency Filter
 - Analogue Band-pass Filter
 - Must be compact and fast: LSI required
 - Large market
- Variations in analogue components performance are adjusted by GA.
- **Installed in cellular phones since Dec. 2001.**

Variations in Analogue Components Values

- Analogue components values can be made as the same as the design specifications.



- Yield rates are degraded in high end applications.
 - e.g. Even 1% shift from the center frequency is not allowed in cellular phones.

Advantages of analogue EHW


- Improvement of yield rate(100%)
- Reduction of die space (60% less)
 - cheaper process can be utilized.
- Reduction of power consumption(40% less)
- Less effort in the design phase

→ Applicable to large variety of analogue circuits.


Off-line analogue EHW chip

- The performance of the analogue EHW chip can be adjusted by downloading adequate bit string (i.e. chromosomes).
- GA reconfigures each chip when it's shipped out.
- Why? To let each chip to fill out the design specification.

Analogue EHW chip for IF filter




Variation in Gm element




- Gm value (I_{OUT}/V_{IN}) alters 20% (max).
 - No chip satisfies the specification without adjustments.
- GA adjusts bias currents:
90% of chips can fill out the specification.

Analogue EHW chip for cellular phones



Result (1)



→ Yield rate : 100 %

Result (2)

- Comparison with other methods
 - hill climbing : 65%
 - GA : 100%



→ GA escapes from local minimum.

Contents of this talk

- Basic Concept of Evolvable Hardware
- Digital Hardware Evolution
 - EMG prosthetic hand
 - Clock-timing adjustment (Post-fabrication adjustment)
 - High speed data transmission
 - Data compression for print image data
- Analogue Hardware Evolution
 - Analogue EHW chip for cellular phones
- Mechanical Hardware Evolution
 - Evolvable Femto-second Laser System
 - Evolvable Interferometer
 - Evolutionary fiber alignment
- Other GA applications

Evolvable Femtosecond Laser System


Laser alignment can be optimized autonomously by genetic algorithms to obtain the maximum output



Especially Suitable for

1. Laser Processing for Diamonds and Shape-memory-alloy
2. Medical Treatment (e.g. macula, depilation)


Interferometer System



- Interferometer is main system of environmental spectroscopic analysis instruments
 - such as Fourier-transform Infrared Spectroscopy(FTIR)
- These instruments are very large, and performance is greatly influenced by environmental conditions.
 - Because the internal interferometer have many optical components to necessary precise positioning alignment.


Evolvable Interferometer

- The on-site use of spectrum-analysis instruments has been virtually impossible.
- The automatic adjustment method eliminates this problem making it possible to use interferometers outdoors.




The FTIR is used outdoor for environmental analysis *on-site*.

Result of Experiment



Fiber Alignment System

- Fiber alignment is necessary when two optical fibers are connected.



- The connection requires much greater precision in the order of **sub-micron-meters**.



Evolvable Fiber Alignment System

- Conventional fiber alignment system is
 - only capable of fibers with three degree of freedom (x,y,z)
 - non-useful to five or more degree of freedom (x,y,z,θ,φ,...)



- The alignment of optical fibers with five degrees of freedom can be completed within a few minutes.

Developed Fiber Alignment System



Contents of this talk

- Basic Concept of Evolvable Hardware
- Digital Hardware Evolution
 - EMG prosthetic hand
 - Clock-timing adjustment (Post-fabrication adjustment)
 - High speed data transmission
 - Data compression for print image data
- Analogue Hardware Evolution
 - Analogue EHW chip for cellular phones
- Mechanical Hardware Evolution
 - Evolvable Femto-second Laser System
 - Evolvable Interferometer
 - Evolutionary fiber alignment
- Other GA applications


Other GA applications:

1. Parameter extraction in technology CAD
2. Mask pattern generation

Parameter extraction in Technology CAD

- Technology CAD (TCAD)
 - indispensable tool for minimizing the development time and costs for new LSI processes and devices
- Mathematical models in TCAD
 - Increasing complexity
 - e.g. an implantation model has over 100 parameters
 - e.g. a transistor model (BSIM) has over 400 parameters

Parameter extraction becomes more and more labor and time-intensive




Conventional Parameter extraction Method

- Gradient-based methods
 - e.g. Levenberg-Marquardt (LM) algorithm
- Trapped in local minimum
 - Trials and errors are inevitable
 - e.g. Initial points for extraction
 - e.g. Selection of target parameters

Automatic extraction is very difficult


Parameter extraction based on Distributed Genetic Algorithm (DGA)

- Find solutions in a huge search space avoiding local minimums
- Easy implementation for PC Clusters



Result 2: Parameter extraction for Implantation Model


- Dual-Pearson Profile for Boron implantation
- Extraction of 144 model parameters:
 - PC (Pentium4 2.0GHz): 16 min.
 - Conventional Method with a skilled engineer: 7 days
- Automatic extraction time could be reduced to 140 sec. with 8 PCs




Simulation results clearly fit to the measured data with RMS error of 0.63%.

Result 1: Parameter extraction for HiSIM

- HiSIM: Hiroshima-university STARC IGFET Model
- Extraction of 34 model parameters:
 - PC (Athlon 2500): 23 hours
 - Conventional Method with a skilled engineer: 5 days
- Automatic extraction time could be reduced to 2h. 40min. with 8 PCs
- Candidate for Next-generation Standard MOSFET model (CMC)




Optical Proximity Correction (OPC) with GA



Problems of conventional OPC

OPC requires huge calculation loads (including runtimes, data volume, and processing costs)



Full-chip OPC

- OPC is applied to entire chip after layout design
- Even if it is a part of circuit corrections, it is necessary to apply OPC entire chip


The increases in calculation loads

→ A major factor leading to increases in mask costs

Proposed Method

Post-placement optimization


Adjustable OPCed cell with variable features



OPC is applied to each cell only once at the library design stage

Full-chip OPC is unnecessary

Optimization using GA




Optimization of variable features in the peripheral regions of the cell


Local correction

- Reduction of OPC runtime
- Highly-accurate correction


Experimental Results



(a) Only one cell – With OPC



(b) Layout pattern (with OPC) – No optimization



(c) After post-placement optimization

Conclusion

- Industrial Applications for EHW
 - Time-variant behavior (Adaptive)
 - Real-time performance
 - Fault-tolerant
 - Analogue systems
- Promising application domains
 - analogue devices
 - optical systems

%	(a) One cell	(b) Layout pattern	(c) Layout pattern
	With OPCed cell	After optimization	
Min error	1.11	3.04	0.13
Max error	8.50	10.14	4.38
Average error	4.63	6.93	2.49

Post-placement optimization adjusts the maximum error to less than 5 % (10.14% => 4.38%)