ASCGP - Automatic System for Construction of Logical Circuits in FPGA using CGP
Created by W.Langdon from
gp-bibliography.bib Revision:1.7316
- @Article{FelipeGallon:2018:ieeeLAT,
-
author = "Igor {Felipe Gallon} and Denis {Pereira Lima} and
Emerson {Carlos Pedrino}",
-
journal = "IEEE Latin America Transactions",
-
title = "ASCGP - Automatic System for Construction of Logical
Circuits in FPGA using CGP",
-
year = "2018",
-
volume = "16",
-
number = "7",
-
pages = "1843--1848",
-
abstract = "In this article is introduced a novel framework for
the development of an automatic system using a
Cartesian Genetic Programming based approach to
construct combinational and sequential logic circuits
in FPGAs. The paper is comprised of two parts: the
first one is based on a hybrid evolutionary algorithm
that by means of parameters provided by the user looks
for a logical circuit solution, and the second one is a
flexible architecture developed in Verilog-HDL language
that converts the solution given in the first part into
a hardware implementation inside the FPGA. Good results
using this hybrid evolutionary approach have been
obtained in all the studied cases in relation to others
similar studies in the literature. In addition, the
generated hardware is able to manage sequential
circuits, being this an innovation of the present
project in relation to other projects found in the
literature, in which almost all of them can only
simulate the automatic generation of combinational
circuits.",
-
keywords = "genetic algorithms, genetic programming, cartesian
genetic programming",
-
DOI = "
doi:10.1109/TLA.2018.8447347",
-
ISSN = "1548-0992",
-
month = jul,
-
notes = "Also known as \cite{8447347}",
- }
Genetic Programming entries for
Igor Felipe Gallon
Denis Pereira Lima
Emerson Carlos Pedrino
Citations