Genetic Programming Bibliography entries for Vojtech Mrazek

up to index Created by W.Langdon from gp-bibliography.bib Revision:1.5229

GP coauthors/coeditors: Milan Ceska, Jiri Matyas, Lukas Sekanina, Zdenek Vasicek, Tomas Vojnar, Radek Hrbacek, Syed Shakib Sarwar, Kaushik Roy, Roland Dobai, Marek Sys, Petr Svenda, Muhammad Shafique, Rehan Hafiz, Muhammad Usama Javed, Sarmad Abbas,

Genetic Programming Articles by Vojtech Mrazek

  1. Vojtech Mrazek and Lukas Sekanina and Roland Dobai and Marek Sys and Petr Svenda. Efficient On-Chip Randomness Testing Utilizing Machine Learning Techniques. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 27(12):2734-2744, 2019. details

  2. Vojtech Mrazek and Zdenek Vasicek and Radek Hrbacek. Role of circuit representation in evolutionary design of energy-efficient approximate circuits. IET Computers \& Digital Techniques, 12(4):139-149, 2018. details

  3. Zdenek Vasicek and Vojtech Mrazek. Trading between quality and non-functional properties of median filter in embedded systems. Genetic Programming and Evolvable Machines, 18(1):45-82, 2017. details

  4. Lukas Sekanina and Zdenek Vasicek and Vojtech Mrazek. Approximate Circuits in Low-Power Image and Video Processing: The Approximate Median Filter. Radioengineering, 26(3):623-632, 2017. details

Genetic Programming conference papers by Vojtech Mrazek

  1. Zdenek Vasicek and Vojtech Mrazek and Lukas Sekanina. Automated Circuit Approximation Method Driven by Data Distribution. In Juergen Teich and Franco Fummi editors, 2019 Design, Automation Test in Europe Conference Exhibition (DATE), pages 96-101, Florence, 2019. IEEE. details

  2. Milan Ceska and Jiri Matyas and Vojtech Mrazek and Lukas Sekanina and Zdenek Vasicek and Tomas Vojnar. ADAC: Automated Design of Approximate Circuits. In Hana Chockler and Georg Weissenbacher editors, Computer Aided Verification, volume 10981, pages 612-620, Oxford, 2018. Springer. details

  3. Vojtech Mrazek and Zdenek Vasicek. Parallel Optimization of Transistor Level Circuits Using Cartesian Genetic Programming. In Proceedings of the Genetic and Evolutionary Computation Conference Companion, pages 1849-1856, Berlin, Germany, 2017. ACM. details

  4. Milan Ceska and Jiri Matyas and Vojtech Mrazek and Lukas Sekanina and Zdenek Vasicek and Tomas Vojnar. Approximating Complex Arithmetic Circuits with Formal Error Guarantees: 32-bit Multipliers Accomplished. In Iris Bahar and Sri Parameswaran editors, Proceedings of 36th IEEE/ACM International Conference On Computer Aided Design (ICCAD), pages 416-423, Irvine, CA, USA, 2017. Institute of Electrical and Electronics Engineers. details

  5. Muhammad Shafique and Rehan Hafiz and Muhammad Usama Javed and Sarmad Abbas and Lukas Sekanina and Zdenek Vasicek and Vojtech Mrazek. Adaptive and Energy-Efficient Architectures for Machine Learning: Challenges, Opportunities, and Research Roadmap. In 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pages 627-632, Bochum, Germany, 2017. IEEE. details

  6. Zdenek Vasicek and Vojtech Mrazek and Lukas Sekanina. Towards low power approximate DCT architecture for HEVC standard. In Design, Automation Test in Europe Conference Exhibition (DATE), 2017, pages 1576-1581, Lausanne, Switzerland, 2017. IEEE. details

  7. Vojtech Mrazek and Radek Hrbacek and Zdenek Vasicek and Lukas Sekanina. EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods. In Design, Automation Test in Europe Conference Exhibition (DATE), 2017, pages 258-261, Lausanne, Switzerland, 2017. IEEE. details

  8. Z. Vasicek and V. Mrazek and L. Sekanina. Evolutionary functional approximation of circuits implemented into FPGAs. In 2016 IEEE Symposium Series on Computational Intelligence (SSCI), 2016. details

  9. Vojtech Mrazek and Zdenek Vasicek. Automatic Design of Arbitrary-Size Approximate Sorting Networks with Error Guarantee. In Ricardo Reis and Aida Todri-Sanial editors, International Workshop on Power And Timing Modeling, Optimization and Simulation, pages 221-228, Bremen, Germany, 2016. IEEE. details

  10. Vojtech Mrazek and Syed Shakib Sarwar and Lukas Sekanina and Zdenek Vasicek and Kaushik Roy. Design of Power-efficient Approximate Multipliers for Approximate Artificial Neural Networks. In Proceedings of the 35th International Conference on Computer-Aided Design, pages 81:1-81:7, Austin, Texas, USA, 2016. ACM. details

  11. Radek Hrbacek and Vojtech Mrazek and Zdenek Vasicek. Automatic design of approximate circuits by means of multi-objective evolutionary algorithms. In 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), 2016. details

  12. Vojtech Mrazek and Zdenek Vasicek and Lukas Sekanina. Evolutionary Approximation of Software for Embedded Systems: Median Function. In William B. Langdon and Justyna Petke and David R. White editors, Genetic Improvement 2015 Workshop, pages 795-801, Madrid, 2015. ACM. details

  13. Vojtech Mrazek and Zdenek Vasicek. Evolutionary Design of Transistor Level Digital Circuits using Discrete Simulation. In Penousal Machado and Malcolm I. Heywood and James McDermott and Mauro Castelli and Pablo Garcia-Sanchez and Paolo Burelli and Sebastian Risi and Kevin Sim editors, 18th European Conference on Genetic Programming, volume 9025, pages 66-77, Copenhagen, 2015. Springer. details

  14. Vojtech Mrazek and Zdenek Vasicek. Acceleration of transistor-level evolution using Xilinx Zynq Platform. In 2014 IEEE International Conference on Evolvable Systems, pages 9-16, Orlando, FL, USA, 2014. IEEE. details

Genetic Programming book chapters by Vojtech Mrazek